L64014 PC Card Bridge

Technical Manual

Draft 7/28/98

Preliminary



This document is preliminary. As such, it contains data derived from functional simulations and performance estimates. LSI Logic has not verified either the functional descriptions, or the electrical and mechanical specifications using production parts.

This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.

DB14-000042-00, First Edition (July 1998)

This document describes Revision A of LSI Logic Corporation's L64014 PC Card Bridge chip and will remain the official reference source for all revisions/releases of this product until rescinded by an update.

To receive product literature, call us at 1.800.574.4286 (U.S. and Canada); +32.11.300.531 (Europe); 408.433.7700 (outside U.S., Canada, and Europe) and ask for Department JDS; or visit us at http://www.lsilogic.com.

LSI Logic Corporation reserves the right to make changes to any products herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase or use of a product from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or third parties.

Copyright © 1997, 1998 by LSI Logic Corporation. All rights reserved.

TRADEMARK ACKNOWLEDGMENT

LSI Logic logo design, MiniRISC, and CoreWare are registered trademarks of LSI Logic Corporation. All other brand and product names may be trademarks of their respective companies.

Contents

Preface				
Chapter 1 Introduction				
	1.1	Overview		1-1
	1.2	Features		1-3
Chapter 2				
Functional Des	cription			
	2.1	Overview		1-2
	2.2	Host Interface		1-3
	2.3	DVD Decoder Interface and	l Control	1-4
		2.3.1 GAMMA Correction	on Look-up Table	1-5
		2.3.2 Content Scramble	System (CSS)	1-6
	2.4	Serial EEPROM Interface		1-6
	2.5	Zoomed Video (ZV) Port In	terface	1-7
	2.6	GPIO Interface		1-8
	2.7	Oscillator Control Interface		1-8
Chapter 3 Registers				
	3.1	Overview		3-1
	3.2	Direct I/O Registers		3-2
		3.2.1 Control Index Reg	jister (0x0)	3-2
		3.2.2 Control Data Regi	ster (0x2)	3-3
		3.2.3 LSI Decoder Statu	us Register (0x4)	3-3

	3.2.4	LSI Low Index Address Register (0x8)	3-4
	3.2.5	LSI Data Register (0xA)	3-4
	3.2.6	LSI High Index Address Register (0xC)	3-5
3.3	Indexed	I I/O Registers	3-6
	3.3.1	ID Register (0x00)	3-7
	3.3.2	Mode Register (0x01)	3-7
	3.3.3	IRQ Control Register (0x02)	3-7
	3.3.4	IRQ Status Register (0x03)	3-9
	3.3.5	LSI Control Register (0x06)	3-9
	3.3.6	Oscillator and Audio Control Register (0x08)	3-10
	3.3.7	Video Control 0 Register (0x09)	3-11
	3.3.8	Video Control 1 Register (0x0A)	3-12
	3.3.9	Video Look-Up Table Data Port Register (0x0B)	3-14
	3.3.10	EEPROM Control Register (0x0C)	3-14
	3.3.11	ZV Horizontal Reference Control Registers	
		(0x0D-0x0F)	3-16
	3.3.12	GPIO Control Register (0x10)	3-17
	3.3.13	GPIO Pins Register (0x011)	3-18
	3.3.14	CSS Command Register (0x12)	3-19
	3.3.15	CSS Status Register (0x13)	3-20
	3.3.16	CSS Key Register (0x14)	3-21
3.4	Configu	ration Option Register	3-21
	3.4.1	Configuration Option Register (Attribute Memory,	
		Offset 0)	3-21
3.5	Indirect	Access Registers	3-22
	3.5.1	Indirect Access Control Register (Common Memo	-
		Offset 2-3)	3-22
	3.5.2	Indirect Access Address Register (Common Mem	ory,
		Offset 4-7)	3-23
	3.5.3	Indirect Access Data Register (Common Memory	
		Offset 8-9)	3-24

Chapter 4 Signals

4.1	Signals Groups	4-1
4.2	Audio Interface	4-3
4.3	Serial EEPROM Interface	4-3
4.4	Host Interface	4-4

	4.5	GPIO Interface	4-5
	4.6	L64020 DVD Decoder Interface	4-5
	4.7	Test Select	4-8
	4.8	Oscillator and Clock Interface	4-9
	4.9	Zoomed Video Interface	4-9
Chapter 5 Specifications			
	5.1	Electrical Requirements	5-2
	5.2	AC Timing	5-3
	5.3	Pin Summary	5-4
	5.4	Packaging	5-7
Figures			
	1.1	L64014 Typical Application	1-2
	2.1	L64014 Functional Block Diagram	1-2
	2.2	EEPROM Read Timing	1-7
	3.1	ZVHREF Output Timing	3-16
	4.1	L64014 I/O Signal Diagram	4-2
	5.1	144-pin TQFP Pinout	5-4
	5.2	144-pin TQFP (UG) Mechanical Drawing	5-7
Tables			
	2.1	L64014 Read/Write Access Signals	2-4
	2.2	Horizontal and Vertical Sync Periods	2-5
	3.1	Direct I/O Register Map	3-2
	3.2	Indexed I/O Register Map	3-6
	5.1	Absolute Maximum Ratings	5-2
	5.2	Recommended Operating Conditions	5-2
	5.3	Capacitance	5-3
	5.4	DC Characteristics	5-3
	5.5	Alphabetical Pin List for the 144-pin TQFP Package	5-5

Preface

This book is the primary reference and technical manual for the L64014 PC Card Bridge. It contains a complete functional description of the L64014 as well as complete physical and electrical specifications.

Audience

This document assumes that you have some familiarity with the specifications of DVD and related digital A/V devices. The people who benefit from this book are:

- Engineers and managers who are evaluating the L64014 chip for possible use in a system
- Engineers who are designing the L64014 chip into a system

Organization

This document has the following chapters and appendixes:

- Chapter 1, Introduction, presents an overview of the L64014.
- Chapter 2, Functional Description, describes the functional blocks within the L64014.
- Chapter 3, Registers, describes the direct and indexed I/O registers, as well as the PC Card configuration and indirect access registers.
- Chapter 4, Signals, defines each of the L64014's I/O signals.
- Chapter 5, Specifications, presents the L64014's electrical characteristics, requirements, and timing, as well as its pinout and package specifications.

Related Publications

PC Card Standard

L64020 DVD Audio/Video Decoder Technical Manual, May 1998, Document No. DB14-000028-00

Conventions Used in This Manual

The first time a word or phrase is defined in this manual, it is *italicized*.

The word *assert* means to drive a signal true or active. The word *deassert* means to drive a signal false or inactive.

Hexadecimal numbers are indicated by the prefix "0x" before the number—for example, 0x32CF. Binary numbers are indicated by the prefix "0b" before the number—for example, 0b0011.0010.1100.1111.

Chapter 1 Introduction


This chapter introduces the L64014 PC Card Bridge and includes these sections:

- Section 1.1, "Overview," page 1-1
- Section 1.2, "Features," page 1-3

1.1 Overview

The L64014 PC Card Bridge chip provides a PC Card solution for interfacing a DVD decoder, such as LSI Logic's L64020, with a low-power notebook computer that is equipped with a Zoomed Video (ZV) port. Figure 1.1 shows a block diagram of the L64014 in a typical system application, which incorporates LSI Logic's L64020 DVD A/V Decoder. The decoded video output can be viewed on the PC notebook's monitor, or on an external TV screen by means of an NTSC/PAL video encoder. The L64014 supplies decompressed audio through the ZV port as I²S formatted stereo. The L64014's host interface provides host access to its internal control registers, as well as those of the DVD decoder and the NTSC/PAL encoder (I²C). Its DVD decoder interface includes a look-up table for gamma correction on the YUV pixel data for ZV output. The DVD decoder interface also includes a content scramble system (CSS) module for disc and title key decoding.

Figure 1.1 L64014 Typical Application



1.2 Features

- PC Card interface
- ♦ L64020 DVD A/V Decoder interface
- Software-configurable ZV port interface
- Serial EEPROM interface
- Frequency-selectable audio clock control
- ZV signal gamma correction using software look-up table
- External ZV port control
- CSS decoding for DVD playback
- NTSC/PAL encoder interface (I²C bus control)
- NTSC/PAL video sync from a single 27-MHz clock
- Accepts AES digital audio format and issues I²S data (ZV port)
- Six GPIO pins
- 144-pin TQFP package

Chapter 2 Functional Description


This chapter provides a functional description of the L64014 and includes these sections:

- Section 2.1, "Overview," page 2-2
- Section 2.2, "Host Interface," page 2-3
- Section 2.3, "DVD Decoder Interface and Control," page 2-4
- Section 2.4, "Serial EEPROM Interface," page 2-6
- Section 2.5, "Zoomed Video (ZV) Port Interface," page 2-7
- Section 2.6, "GPIO Interface," page 2-8
- Section 2.7, "Oscillator Control Interface," page 2-8

2.1 Overview

Figure 2.1 shows a functional block diagram of the L64014. The sections that follow this figure describe the functionality of each block.





2.2 Host Interface

This interface provides the host with access to the L64014 registers for controlling system-level capabilities such as interrupts, reset, wait, and port enabling. Through this interface, the host can read from and write to the direct and indexed registers in the L64014. The host can also access registers in the DVD decoder chip, as well as read data from the serial EEPROM (see Section 2.4, "Serial EEPROM Interface.")

The L64014 Host Interface supports host access to three PC Card memory address spaces:

- Attribute Memory Space
- Common Memory Space
- I/O Address Space

The host can access the 16-bit PC Card Attribute Memory Space with memory read and write operations that occur while the PCREG_N signal is LOW. This address space is defined only for bytes located at even byte addresses. It is the primary location for the Card Information Structure (CIS) and for the PC Card configuration registers, in particular, the Configuration Option Register (Offset 0, see Section 3.4, "Configuration Option Register.")

The Common Memory Space is accessed by the host with memory read and write operations that occur while the PCREG_N signal is HIGH. This address space is defined for bytes located at both even and odd byte addresses. The Indirect Access Registers (Offset 2-9) are located in this memory space (Section 3.5, "Indirect Access Registers.")

The host accesses the I/O Address Space by asserting either the I/O Read signal (PCIORD_N), or the I/O Write signal (PCIOWR_N), while the PCREG_N signal and at least one card enable signal (PCCE1_N and/or PCCE2_N) are LOW. The I/O Address Space contains the six L64014 direct I/O registers, which are used to control the bridge chip. It also includes the 18 indexed I/O registers (for details, see Section 3.3, "Indexed I/O Registers.")

The L64014 uses the PC Card Indirect Access Registers to support read operations from the EEPROM. These registers are required since the

L64014 only uses four address lines to access the EEPROM's 512 x 8 bits of memory.

Through the Host Interface, the L64014 responds to the following 8-bit commands:

- I/O read and write commands
- Attribute memory read and write commands
- Common memory read and write commands

Table 2.1 shows the active signals that are used for read/write access to/from the L64014.

Table 2.1 L64014 Rea	d/Write Access Signals
----------------------	------------------------

Function	PCREG_N (DACK)	PCCEx_N	PCOE_N	PCWE_N	PCIORD_N	PCIOWR_N
I/O Read	L	L	Н	Н	L	Н
I/O Write	L	L	н	н	н	L
Attribute Memory Read	L	L	L	н	н	Н
Attribute Memory Write	L	L	н	L	н	Н
Common Memory Read	н	L	L	Н	н	Н
Common Memory Write	Н	L	н	L	н	н

2.3 DVD Decoder Interface and Control

The DVD Decoder Interface and Control logic provides access to the DVD Decoder's indexed registers and data ports. The interface and control functions handle register addressing, port enabling, reset, wait, and interrupt control. The control logic generates the required horizontal and vertical synchronization signals (HS and VS_N) for the DVD Decoder. The interrupt control logic receives interrupt requests from the DVD Decoder and relays them to the host.

The HS and VS_N signals are active HIGH outputs that are derived from the DVDCLK input signal. The HS pulse width is 63 clock cycles,

whereas the VS_N pulse width is ??? clock cycles. The video mode (NTSC/PAL/PAL24) determines the horizontal and vertical sync periods as shown in Table 2.2. These video modes can be selected by writing to bits [1:0] in the Video Control 1 Register (0x0A).

Video Mode	Horizontal Sync Period (Clock Cycles)	Vertical Sync Period (Clock Cycles)
NTSC	1716	525
PAL	1728	625
PAL24	1925	585

Table 2.2 Horizontal and Vertical Sync Periods

There are two byte-wide data paths between the DVD Decoder and the L64014. Both paths share the same L64014 data port: AD[7:0].

One data path is for Host access of the registers inside the DVD decoder; control for this path is provided by the AS_N, DS_N, and RD/WR_N signals. The host indirectly accesses DVD decoder registers through the L64014 by writing their addresses to the L64014's LSI Low and High Index Address registers (0x8 and 0xC). When data is read from or written to the LSI Data Register (0xA), the L64014 generates a host/DVD decoder read/write cycle.

The other data path serves as the DVD decoder input path for the encoded MPEG bitstream, which is also called the Channel Data path. This path uses the VVALID_N and AVALID_N signals to indicate that valid data is present on the AD[7:0] bus. Channel data is written to the LSI Decoder Channel Data Register (0x4, W). The audio and video channels are selected by writing to bit 6 in the LSI Control Register (0x06).

2.3.1 GAMMA Correction Look-up Table

The L64014 DVD Decoder Interface includes a 256 x 8-bit SRAM that contains gamma correction information. The information is arranged in a look-up table. When the gamma correction look-up function is enabled, the incoming 8-bit pixel data from the DVD Decoder is used as the

address for accessing the correct SRAM location. Each SRAM location contains gamma corrected video luminance information. The L64014 accesses the information in the look-up table, and sends this information to the ZV port (through ZV_YV[7:0]) in place of the luminance video data that originated from the L64020.

The Video Look-up Table Data Port Register (0x0B, W) provides a path for writing gamma correction data into SRAM. This data port is always enabled. By setting bit 2 in the Video Control 1 Register (0x0A), the host can enable read operations from the gamma correction look-up table.

2.3.2 Content Scramble System (CSS)

The L64014 DVD Decoder Interface features a CSS component for descrambling DVD disc and title keys. These keys provide access to protected data on the DVD disc. The CSS Key Register (0x14) holds the 8-bit disc and title keys during the descrambling process. The host can control CSS functions by writing to the CSS Command Register (0x12). It can also monitor CSS operations by reading the CSS Status Register (0x13).


2.4 Serial EEPROM Interface

The L64014 EEPROM Interface provides a serial interface to the external EEPROM. Because this is a serial interface, the memory pinout requirements are greatly reduces.

The EEPROM contains card information structure (CIS) data. The host can read or write CIS data through the L64014 in serial, as well as in parallel, one byte at a time. Typically, CIS transfers are parallel operations. Setting the bits in the EEPROM Control Register (0x0C) enables the host to write data to the EEPROM. Software is required for the host to directly control the EEPROM signals.

Figure 2.2 shows the timing for read operations. The host uses the Indirect Access Address Register to address the EEPROM (see Section 3.5, "Indirect Access Registers".) Since the L64014 Serial EEPROM Interface always sends 9 address bits, the dimensions of the EEPROM memory space must be 512 x 8 bits. Only the least significant 9 bits of the Indirect Access Address Register (Common Memory offset 4-7) are used for addressing the EEPROM.





The host initiates parallel read transfers by executing the PC Card Read Attribute Memory command, or the Read Common Memory command. When one of these read commands is issued, the L64014 reads the data serially from the EEPROM, assembles it, and then sends it to the host one byte at a time. While accessing attribute memory, the host only reads the even bytes of the EEPROM address space. While accessing common memory, the host reads both the even and odd bytes of the EEPROM address space.

Note: The EEPROM must have a minimum clock speed of 3 MHz.

2.5 Zoomed Video (ZV) Port Interface

The ZV port interface supplies the host system with decoded 8-bit or 16bit YUV pixel data and I²S formatted digital serial audio data. The L64014 zoomed video logic also outputs a horizontal sync (ZV_HREF_N) signal, a vertical sync (ZV_VREF) signal, and a pixel clock (ZV_PIXCLK) signal. These signals are derived from the 27-MHz system clock that is used by the L64020 DVD A/V Decoder.

The host can select the pixel data output width by writing to bit 4 in the Video Control 0 Register (0x09). The L64014 sends 8-bit pixel data when bit 4 is zero; setting this bit configures the L64014 to send 16-bit pixel data. In 8-bit mode, YUV data is sent on the $ZV_Y[7:0]$ lines. In 16-bit mode, luminance (Y) data is sent on the $ZV_Y[7:0]$ lines and chrominance (UV) data is sent on the $ZV_U[7:0]$ lines.

For 8-bit video output, ZV_PIXCLK runs at 27 MHz. For 16-bit video output, the 27-MHz clock can be divided to generate a 13.5-MHz ZV_PIXCLK signal by setting bit 2 in the Video Control 0 Register (0x09).

The host can also enable optional gamma correction on pixel data for ZV output by setting bit 2 in the Video Control 1 Register (0x0A).

The L64020 DVD Decoder supplies 32-bit sign-extended PCM audio data in right-justified frames. By setting bit 4 in the Oscillator and Audio Control Register (0x08), the L64014's ZV interface logic converts the PCM data to digital stereo I^2S . The SDATA signal carries the I^2S serial audio data to the ZV port. A DAC within the PC converts the I^2S data to analog for playback on speakers.

2.6 GPIO Interface

The L64014 GPIO Interface comprises six general purpose I/O lines (GPIO[5:0]). These lines can be used to supply I^2C control to an external NTSC/PAL video encoder. By setting bits in the GPIO Control (0x10) and GPIO Pins (0x11) indexed registers, the host can send data across the GPIO[5:0] lines.

2.7 Oscillator Control Interface

The L64014 Oscillator Control Interface logic provides host control of an external oscillator. The L64014 receives a 27-MHz system clock from this oscillator. By writing to the Oscillator and Audio Control Register (0x08), bits [3:0], the host can select the audio clock frequency, as well as place the oscillator in Sleep mode.

Chapter 3 Registers

This chapter describes the L64014 internal registers and includes the following sections:

- Section 3.1, "Overview," page 3-1
- Section 3.2, "Direct I/O Registers," page 3-2
- Section 3.3, "Indexed I/O Registers," page 3-6
- Section 3.4, "Configuration Option Register," page 3-21
- Section 3.5, "Indirect Access Registers," page 3-22

3.1 Overview

The L64014 registers are located in three distinct address spaces:

- Attribute Memory Space
- Common Memory Space
- ♦ I/O Address Space

The Attribute Memory Space contains the Configuration Option Register (offset 0). The Indirect Access Registers (offset 2-9) are located in the Common Memory Space. The I/O Address Space contains the L64014-specific direct and indexed I/O registers. The host can address these registers using read/write commands. Indirect addressing reduces pin requirements; the L64014 only uses four address lines to access these memory spaces.

Note: The L64014 must be configured by the system before the I/O Address Space can be accessed.

The L64014 features six direct and 18 indexed I/O registers. The HA[3:0] pins supply host access to the direct I/O registers. Two of the direct I/O

registers provide read/write access to the L64014's indexed I/O registers. The other direct I/O registers provide read/write access to the registers in the L64020 DVD A/V Decoder. They also supply status information on the DVD decoder interface.

3.2 Direct I/O Registers

Table 3.1 lists the six direct I/O registers and their addresses. Each register is addressed using a 4-bit address. (Note that the L64014 does not use PC Card address bits 4 and 5 (HA4, HA5).)

Offset Address	R/W	Bit Width	Register Name	
0x0	R/W	5	Control Index Register	
0x2	R/W	8	Control Data Register	
0x4	R	4	LSI Decoder Status Register	
	W	8	Channel Data Register	
0x8	R/W	8	LSI Low Index Address Register	
0xA	R/W	8	LSI Data Register	
0xC	R/W	1	LSI High Index Address Register	

Table 3.1 Direct I/O Register Map

3.2.1 Control Index Register (0x0)

7	5	4	0
Not Used		Indexed I/O Register Address	

Not Used

Indexed I/O Register Address

This register contains the address for a specified indexed I/O register. (See Table 3.2 for a list the Indexed I/O Register addresses.) The Control Data Register (0x2) writes and reads data to and from the I/O register whose address is referenced in this register.

7:5

R/W 4:0

Not Used

The read portion of this register contains DVD decoder status information. The write portion contains channel data.

This register reads data from and writes data to the indexed I/O register whose address is specified in the

RE	Ready Error R 3 The L64014 sets this bit when the Wait state times out (WAIT_N is LOW for 128 DVDCLK cycles). The Ready Error bit is cleared by setting bit 5 in the LSI Control Reg- ister (0x06).
	Wait R 2 This bit is cleared when the WAIT_N input signal (pin 5) from the DVD decoder is asserted (LOW).
ARQ	Audio Request R 1 This audio request bit is cleared when the AREQ_N input signal (pin 21) from the DVD decoder is asserted (LOW).
VRQ	Video RequestR 0This video request bit is cleared when the VREQ_N inputsignal (pin 23) from the DVD decoder is asserted (LOW).
	Channel Data W 7:0 When 8-bit channel data is written to this register, the L64014 outputs the data to the DVD decoder through the

i Decoder Status Register (0x4)							
4	3	2	1				
Not Used	RE	Wait	ARQ				

Channel Data

Control Index Register (0x0).

Control Data

Control Data

Status Register (AvA) 3.2.3 LSI De 40

3.2.2 Control Data Register (0x2)

7

Read

Write

7

L64014 PCMCIA	BridgeTechnical Manual
July 1998 - Rev. A	Copyright © 1997, 1998 by LSI Logic Corporation. All rights reserved.

R/W 7:0

0

VRQ

R 7:4

0

AD[7:0] bus. The channel control signals (AREQ_N, VREQ_N, AVALID_N, and VVALID_N) strobe the bitstream data into the L64020. Setting or clearing bit 6 in the LSI Control Register (0x06) selects the video channel or the audio channel, respectively.

3.2.4 LSI Low Index Address Register (0x8)

1	0
	Low Index Address
	Low Index Address R/W 7:0 This dual-purpose register holds either of the two follow- ing types of address information:
	 the lower eight bits of the of the 9-bit LSI indexed I/O register address
	 the address of a SRAM location that contains gamma correction data for YUV output through the ZV port
	In the first case, when host data is written to or read from the LSI Data Register (0xA), it is cycled to/from the decoder using the address that is specified by concate- nating the contents of this register with that of the LSI High Index Address Register (0xC).
	In the second case, the L64014 stores the gamma correction information in a RAM look-up table. When data is written to the Video Look-up Table Data Port Register (0x0B), it is cycled to the look-up table SRAM using the address specified by this register.

3.2.5 LSI Data Register (0xA)

7		0
	DVD Decoder Data	

DVD Decoder Data

R/W 7:0

The host uses this register to read/write data from/to the DVD decoder register whose address is obtained by concatenating the contents of the LSI Low and High Index Address Registers (0x8 and 0xC, respectively). When this register is written or read, its contents is sent across the AD[7:0] lines. These host/decoder data transfers are controlled using the AS_N, CS_N, DS_N, and RD/WR_N signals.

3.2.6 LSI High Index Address Register (0xC)

7		1	0
	Not Used		High Index Address

High Index Address

R/W 0

This register holds the highest bit of the 9-bit LSI indexed register address. When host data is written to or read from the LSI Data Register (0xA), it is cycled to/from the decoder using the address that is specified by concatenating the contents of this register with that of the LSI Low Index Address Register (0x8).

3.3 Indexed I/O Registers

The L64014 includes 18 indexed I/O registers. Table 3.2 provides a map of the indexed registers.

Table 3.2	Indexed	I/O	Register	Мар
-----------	---------	-----	----------	-----

Offset Address	R/W	Bit Width	Register Name
0x00	R	8	ID Register
0x01	R	8	Mode Register
0x02	R/W	8	IRQ Control Register
0x03	R	8	IRQ Status Register
0x06	R/W	8	LSI Control Register
0x08	R/W	6	Oscillator and Audio Control Register
0x09	R/W	5	Video Control 0 Register
0x0A	R/W	8	Video Control 1 Register
0x0B	W	8	Video Look-up Table Data Port Register
0x0C	R/W	4	EEPROM Control Register
0x0D	R/W	8	Video Horizontal Delay Register
0x0E	R/W	8	Video Horizontal Active Register
0x0F	R/W	7	Video Horizontal High Bits Register
0x10	R/W	6	GPIO Control Register
0x11	R/W	6	GPIO Pins Register
0x12	R/W	5	CSS Command Register
0x13	R/W	2	CSS Status Register
0x14	R/W	8	CSS Key Register

7	6	5	4	3	2	1	0
1	1	0	1	1	1	0	1

ID Register R 7:0 This read-only register is hardcoded with the L64014 device ID, which is 0xDD.

3.3.2 Mode Register (0x01)



Chip Version

R 7:3

This read-only field contains the chip version number.

Operating Mode

R 2:0

This read-only field specifies the L64014 operating mode. These bits are set to 0b010 for normal PC Card operation.

Bits 2:0	Function
010	Normal PC Card operation
011	Reserved for 3-state output test
111	Reserved for scan flip-flop test

3.3.3 IRQ Control Register (0x02)

7	6	5	4	3	2	1	0
IVVE	Reserved	IDE	ILT	IM	IE	Reserved	

The contents of this register controls interrupt requests (IRQs). The PCIRQ_N output signal is generated from the VS_N and IRQ_N input signals, which are passed directly through the DVD decoder interface.

IVVE	IRQ Video Vertical Sync Enable Setting this bit allows the VS_N signal to generat PC_IRQ_N interrupt output. Clearing this bit disable feature and clears bit 6 in the IRQ Status Register	les this
	Reserved (must be set to 0)	6
IDE	IRQ DVD Enable Setting this bit allows the IRQ_N signal to genera PC_IRQ_N interrupt output. Clearing this bit disable feature and clears bit 4 in the IRQ Status Register	les this
ILT	IRQ Low True Setting this bit changes the interrupt polarity of th PCIRQ_N output signal to active HIGH. Clearing maintains the interrupt polarity of the PCIRQ_N of signal as active LOW (normal PC Card operation)	this bit output
М	IRQ Mask Setting this bit masks the interrupts. Clearing this enables the interrupts. Bit 2 of this register must for this bit to mask the interrupts.	
IE	IRQ Enable Setting this bit enables the interrupts. Clearing th disables the interrupts.	R/W 2 is bit
	Reserved (must be set to 0)	1:0

3.3.4 IRQ Status Register (0x03)

7	6	5	4	3	2	1	0
Not Used	VID VSIRQ	Reserved	DVDIRQ		Not	Jsed	

This register contains the interrupt status information. It is a latched version of each IRQ.

	Not Used	7
VIDVSIRQ	Video Interrupt When set, this bit indicates that an interrupt is init the falling edge of the DVD decoder VS_N signal is cleared when bit 7 in the IRQ Control Registe is cleared.	. This bit
	Reserved	5
DVDIRQ	DVD Decoder Interrupt When set, this bit indicates that an interrupt is init the falling edge of the DVD decoder IRQ_N sigr bit is cleared when bit 5 in the IRQ Control Reg (0x02) is cleared.	nal. This
	Not Used	3:0

3.3.5 LSI Control Register (0x06)

	7	6	5	4		1	0
Not	Used	DSVC	RR		Not Used		DR

This register controls DVD decoder channel selection, decoder reset, and ready error reset.

	Not Used	7
DSVC	Decoder Select Video Channel	R/W 6
	This bit selects which A/V channel data contr	ol signals
	(AVALID_N or VVALID_N) are used when wr	iting to the
	Channel Data Register (0x4, W).	

Setting this bit selects the video channel (VVALID_N is used). Clearing this bit selects the audio channel (AVALID_N is used).

RR	Ready ResetR/W 5Setting this bit resets Ready Error (bit 3) in the LSIDecoder Status Register (0x4, R).
	Not Used 4:1
DR	LSI Decoder Reset R/W 0 This bit controls the DVD decoder reset signal, RST_N (pin 8).
	Clearing this bit drives RST_N LOW, which resets the DVD decoder. Setting this bit drives RST_N HIGH.

3.3.6 Oscillator and Audio Control Register (0x08)

 7	6	5	4	3	2	1	0
Not L	lsed	AF1	AF0	SLEEP	AFS2	AFS1	AFS0

This register provides oscillator frequency and audio control functions.

	Not Used	7:6
AF1	Audio Form 1 Reserved	R/W 5
AF0	Audio Form 0 Setting this bit controls the L64014 to convert D decoder digital PCM audio data (ASDATA) to I^2 before sending it to the SDATA output. Clearing causes the DVD decoder to send the ASDATA directly to the SDATA output.	S format this bit
SLEEP	Oscillator Sleep Mode Control This bit directly drives the Oscillator Sleep outp (OSC_SLP, pin 103). It can be used to disable nal DVDCLK and audio clocks to reduce power of tion.	the exter-
	Setting this bit asserts OSC_SLP (HIGH), there enabling Oscillator Sleep mode. Clearing this b	•

OSC_SLP LOW, thereby returning the oscillator to normal operation.

AFS2:0 Audio Frequency Select 2:0 R/W 2:0 The frequency select bits, AFS2:0, directly control pins 120 (OSC_AS2), 117 (OSC_AS1), and 119 (OSC_AS0), respectively. These pins connect to the external audio clock generator.

When using a Microclock 2744 or 2745-21 oscillator, these three bits select the audio master clock frequency as shown below:

AFS2 AFS1 AFS0 Audio Clock Frequency (in MHz)

0	0	0	12.288	
0	0	1	11.2896	
0	1	0	8.192	
0	1	1	24.576	
1	0	0	8.192	
1	0	1	16.9344	
1	1	0	18.432	
1	1	1	11.2896	

3.3.7 Video Control 0 Register (0x09)

7		5	4	3	2	1	0
	Not Used		ZV16Bit	ZVCLK INV	ZVCLK13	SWAP	VSBT
			Not Used				7:5
	ZV16	Bit	In this moo (pins 105,	le, Y pixel d	ne ZV port e lata is made 7) and UV pi , 84)	available o	n ZV_Y7:0
			mode. In th		ed, the ZV p UV pixel dat 04, 102:97)		
	ZVC	LKINV	•	s bit inverts bit is cleare	the ZV_PIX d, the ZV_P	•	•

ZVCLK13	ZV Clock 13 Select When this bit is set, a 13.5-MHz clock is output on ZV_PIXCLK (pin 80) for 16-bit mode operation. Whe bit is cleared, a 27-MHz clock is output on ZV_PIX (pin 80) for 8-bit mode operation.	n this
FLDSWAP	Field Swap Setting this bit starts the odd field on line 1 (bottom play field becomes odd field). Clearing this bit start odd field on line zero (top display field becomes od field).	s the
VSBT	VS Type B When this bit is set, bottom/top field toggling for ear field is made available on VS_N (pin 142). Clearing bit allows video sync to be generated from the 27-	g this

clock for output on VS_N (pin 142).

3.3.8 Video Control 1 Register (0x0A)

_	7	6	5	4	3	2	1	0	
	ZVE	ZVO	ZHSN	ZHRN	ZVRFN	ELUT	V	MS	
		ZV	E	ZV EnableR/W 7Setting this bit enables zoomed video output on the hostZV port. Clearing this bit isolates all ZV signal pins					
	ZVO			ZV Override R/M This bit, in combination with bit 7 of this register, control access to the ZV port. The ZV_ENABLE and ZV_ON s nals together can 3-state the ZV output pins and also indicate, through ZV_ON, that the ZV port is isolated from the L64014.					
					,	ne L64014 Z BLE (pin 27)			

Bit 6	ZV ENABLE	71/ 01			
	Input Signal	ZV_ON Output Signal	ZV Signal Pins		
0	0	0	High Z		
0	1	0	High Z		
1	0	0	High Z		
1	1	0	High Z		
0	0	0	High Z		
0	1	1	Active		
1	0	1	Active		
1	1	1	Active		
ZHSNZV HS NegativeR/W 5Setting this bit inverts the polarity of the ZV_HS signal (pin 75) with respect to the DVD decoder HS signal. When this bit is cleared, the ZV_HS signal has the same polarity as the DVD decoder HS signal.					
Se 83 cle	etting this bit inver 3) with respect to t eared, the ZV_HR	he HACTIVE sign EF_N signal has th	al. When this bit is		
tro	olled by the three				
ZV VRF Negative Setting this bit inverts the polarity of the ZV_VREF signal (pin 81) with respect to the DVD decoder VS_N signal. When this bit is cleared, the ZV_VREF signal has the same polarity as VS_N signal.					
Th	nis bit enables rea	d operations from	R/W 2 the gamma correc-		
fro	When this bit is set, the L64014 uses the Y pixel data rom the DVD decoder as an address to the gamma cor- ection look-up table (in SRAM). Gamma corrected pixel				
	0 0 1 1 0 1 1 2 5 6 (p W p 2 5 6 8 3 cla H/ H/ trcc 0 X 5 6 H/ W p 2 X 5 6 Cla H/ Tr tr tr tr tr tr tr tr tr tr t	0 0 0 1 1 0 1 1 0 0 0 1 1 1 0 0 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 1 0 1 1 0 1 1 1 0 1 1 0 1 1 1 0 1 1 ZV HS Negative Setting this bit invert (pin 75) with respect When this bit is cleat polarity as the DVD ZV HRF Negative Setting this bit invert Setting this bit invert Setting this bit invert Cleared, the ZV_HRI HACTIVE (positive) HACTIVE is an intet trolled by the three 0x0E, 0x0F). ZV VRF Negative Setting this bit invert (pin 81) with respect When this bit is cleat same polarity as VS Enable LUT This bit enables reat tion look-up table. When this bit is set, from the DVD decoder Setting this bit is set ,	0 0 0 0 1 0 1 0 0 1 1 0 0 0 0 0 1 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 2V HS Negative Setting this bit inverts the polarity of 1 Setting this bit is cleared, the ZV_HS sippolarity as the DVD decoder HS signal polarity as the DVD decoder HS signal cleared, the ZV_HREF_N signal has the HACTIVE (positive) signal. HACTIVE (positive) signal. Enable LUT Setting this bit inverts the polarity of the (pin 81) with respect to the DVD decoder When this bit is cleared, the ZV_VRE same polarity as VS_N signal. Enable LUT This bit enables read operations from tion look-up table. When this bit is set, the L64014 uses from the DVD decoder as an address		

output. Clearing this bit allows ZV_ENABLE (pin 27) to control all ZV signal pins.

data is output through $ZV_Y[7:0]$ on pins 105,104, and 102:97.

When this bit is cleared, Y pixel data from the DVD decoder is output directly to $ZV_Y[7:0]$ on pins 105,104, and 102:97.

VMS Video Mode Select R/W 1:0 These bits select the NTSC/PAL video mode as shown in the following table:

Bit	1 Bit 0	Description
0	0	No sync generation ¹
0	1	NTSC sync generation
1	0	PAL sync generation
1	1	PAL24 sync generation
4	1 4 1 1	

1. In this mode, horizontal and vertical sync signals are 3-stated.

3.3.9 Video Look-Up Table Data Port Register (0x0B)

7		0
	Video Look-up Table Data	
]

Video Look-up Table Data

W 7:0

When data is written to this register, the L64014 passes it through directly to the Gamma Correction Look-Up Table located in SRAM. The address to which this data is written is specified in the LSI Low and High Index Address registers (0x8 and 0xC). The look-up table data port is always enabled.

3.3.10 EEPROM Control Register (0x0C)

7	4	3	2	1	0
Not Used		EDIN	EDOUT	CLK	CS

This register allows the software to completely control EEPROM read and write operations. The data can be written to or read from the EEPROM device during normal serial operations. Serial operations that read the EEPROM directly use the bits in this register to control the EEPROM signals.

The EEPROM Control Register is not used during byte parallel operations. In this mode, all bits in this register must be cleared.


Not Used7:4EDINEEPROM Data InputR 3When pin 78 (EEPRMDIN) is driven HIGH, this bit is set,
thereby enabling data input to the L64014 from the
EEPROM. When pin 78 goes LOW, this bit is cleared.EDOUTEEPROM Data OutputR/W 2Setting this bit drives pin 77 (EEPRMDOUT) HIGH,
thereby enabling data output to the EEPROM. Bit 0 in this
register must be set before this bit takes effect. Clearing

CLKEEPROM Serial ClockR/W 1Setting this bit drives pin 64 (EEPRMCLK) HIGH, thereby
enabling the L64014 serial clock output to the EEPROM.
Bit 0 in this register must be set before this bit takes
effect. Clearing this bit drives pin 64 LOW.CSEEPROM Chip SelectR/W 0Octing this bit drives pin 60 (EEDDMO2) LIGH thereby

this bit drives pin 77 LOW.


Setting this bit drives pin 60 (EEPRMCS) HIGH, thereby enabling the EEPROM chip select signal. This bit must be set before bits 2:1 in this register become effective. Clearing this bit drives pin 60 LOW.





Registers 0x0D, 0x0E, and 0x0F control the waveform of the ZV_HREF_N signal, which provides the active period during which pixels are displayed on the video monitor. The period of the ZV_HREF_N signal is the same as that of the ZV_HS signal. Figure 3.1 shows the relationship between the waveforms of these two signals.





Horizontal Delay is the duration of time, in DVDCLK cycles, between the active (falling) edge of the ZV_HS signal and the active (falling) edge of the ZV_HREF_N signal. This parameter can be specified by writing to the Video Horizontal Delay Bits [10:0] in registers 0x0D (bits [7:0]) and 0x0F (bits [2:0]).

Horizontal Active is the time, in DVDCLK cycles, during which the ZV_HREF_N signal is active (LOW). This parameter can be specified by writing to the Video Horizontal Active Bits [10:0] in registers 0x0E (bits [7:0]) and 0x0F (bits [6:4]).

Video Horizontal Delay Bits [7:0] (0x0D)R/W 7:0This register contains the lower eight bits of the 11-bitHorizontal Delay parameter. The contents of this register

is concatenated with the contents of Register 0x0F, bits [2:0], to form the full value of this parameter.

Video Horizontal Active Bits [7:0] (0x0E) R/W 7:0 This register contains the lower eight bits of the 11-bit Horizontal Active parameter. The contents of this register is concatenated with the contents of Register 0x0F, bits [6:4], to form the full value of this parameter.

Not Used (0x0F)

7

3

Video Horizontal Active Bits [10:8] (0x0F) R/W 6:4 This register contains the upper three bits of the 11-bit Horizontal Active parameter. The contents of this register is concatenated with the contents of Register 0x0E to form the full value of this parameter.

Not Used (0x0F)

Video Horizontal Delay Bits [10:8] (0x0F) R/W 2:0 This register contains the upper three bits of the 11-bit Horizontal Delay parameter. The contents of this register is concatenated with the contents of Register 0x0D to form the full value of this parameter.

3.3.12 GPIO Control Register (0x10)

7	6	5	0
	Not Used	GPIO[5:0] Control	

This register controls the GPIO[5:0] data pins. The bits that are set in this register correspondingly enable the output of the data that has been loaded into the GPIO Pins Register (0x11). The bits that are cleared in this register 3-state their corresponding GPIO pins.

	Not Used	7:6
:	GPIO5 Control Setting this bit enables the output of bit 5 in r across the GPIO5 signal (pin 85). Clearing t states pin 85.	•

GPIO4 Control

Setting this bit enables the output of bit 4 in register 0x11 across the GPIO4 signal (pin 137). Clearing this bit 3states pin 137.

GPIO3 Control

Setting this bit enables the output of bit 3 in register 0x11 across the GPIO3 signal (pin 133). Clearing this bit 3states pin 133.

GPIO2 Control

Setting this bit enables the output of bit 2 in register 0x11 across the GPIO2 signal (pin 116). Clearing this bit 3states pin 116.

GPIO1 Control

Setting this bit enables the output of bit 1 in register 0x11 across the GPIO1 signal (pin 115). Clearing this bit 3states pin 115.

GPIO0 Control

Setting this bit enables the output of bit 0 in register 0x11 across the GPIO0 signal (pin 114). Clearing this bit 3states pin 114.

3.3.13 GPIO Pins Register (0x011)

7		6	5		0
	Not Used			GPIO[5:0] Data	

This register contains GPIO data. When the respective bits in the GPIO Control Register (0x10) are set, the GPIO[5:0] Data in this register is sent to the corresponding GPIO[5:0] pins. This register can be read to determine the status of the GPIO[5:0] pins.

Not Used

Registers July 1998 - Rev. A

3-18

GPIO5 Data

This bit contains data from/to the GPIO5 signal (pin 85). When bit 5 in register 0x10 is set, the value of this bit is output to GPIO5.

R/W 2

R/W 1

R/W 3

R/W 0

7:6

R/W 5

R/W 4

GPIO4 Data

GPIO3 Data

This bit contains data from/to the GPIO3 signal (pin 133). When bit 3 in register 0x10 is set, the value of this bit is output to GPIO3.

GPIO2 Data

This bit contains data from/to the GPIO2 signal (pin 116). When bit 2 in register 0x10 is set, the value of this bit is output to GPIO2.

GPIO1 Data

This bit contains data from/to the GPIO1 signal (pin 115). When bit 1 in register 0x10 is set, the value of this bit is output to GPIO1.

GPIO0 Data

This bit contains data from/to the GPIO0 signal (pin 114). When bit 0 in register 0x10 is set, the value of this bit is output to GPIO0.

3.3.14 CSS Command Register (0x12)

7	5	4	3	0
	Not Used	CMD STRT	CSS Co	ommand
		Not Used		7:5
	CMDSTRT	Command ????	Start	R/W 4

R/W 4

R/W 3

R/W 1

R/W 2

R/W 0

3-19

CSSCMD CSS Command

R/W 3:0

This field contains the current CSS command. The CSS commands are listed as follows:

Bits 3:0	Command Name	Description
0000	HstCmdNone	???
0001	HstCmdPassThru	???
0101	HstCmdDescram	???
1000	HstCmdGenCh	???
1001	HstCmdRdCh	???
1010	HstCmdWrCh	???
1011	HstCmdWrDrvRef	???
1100	HstCmdDrvAuth	???
1101	HstCmdDecAuth	???
1110	HstCmdDiscKey	???
1111	HstCmdTitleKey	???

3.3.15 CSS Status Register (0x13)

7		2	1	0
	Not Used		CSS Success	CSS Running

This register contains CSS status information.

Not Used	7:2
CSS Success When set, this bit indicates that CSS des successful.	R/W 1 scrambling was
CSS Running When set, this bit indicates that the CSS	R/W 0 descrambling

When set, this bit indicates that the CSS descrambling process is currently running. When it is cleared, no CSS descrambling process is running.

descrambling operations.

CSS Key

CSS Key

3.4 Configuration Option Register

5

The Configuration Option Register is located at offset 0 in the Attribute Memory Space. This host uses this register to configure the PC Card, to control its interrupts, and to control a soft reset of the card. The Configuration Option Register is required for PC Cards that use the I/O interface.

Function Configuration Index

This register holds the 8-bit disc/title key during CSS

3.4.1 Configuration Option Register (Attribute Memory, Offset 0)

tion. R/W 5:0 **Function Configuration Index** The values in this field correspond to PC Card functions as they are defined by a Configuration Table Entry Tuple (see PC Card Standard documentation.) These bits are

SRESET Soft Reset **R/W 7** By setting this bit, the host can soft reset the PC Card. When the host clears this bit after a soft reset, the PC Card enters the same state as it would following a hard reset or power-up. Clearing this bit also clears bits 5:0 in this register. LevIREQ **R/W 6** Level Mode Interrupt Request When this bit is set, the PC Card will generate Level Mode interrupts. When this bit is cleared, the PC Card will generate Pulse Mode interrupts (if supported). For more details, refer to the PC Card Standard documenta-

R/W 7:0

0

0

3.3.16 CSS Key Register (0x14)

7

7

SRESET

6


LevIREQ

cleared when the host issues a soft or hard reset. While these bits are zero, the PC Card uses the Memory Only interface and ignores all I/O cycles from the host. Regardless of the interface in use, the CIS must be readable according the *PC Card Standard Metaformat Specification.*

3.5 Indirect Access Registers

The Indirect Access Registers are located at offsets 2 through 9 in the Common Memory Space. This set of registers provides control for indirect addressing of data in the Attribute and Common Memory spaces. The indirect access mechanism requires only four address lines (HA[3:0]) to access these memory spaces. The size of the access spaces is 512 x 8 bits.

3.5.1 Indirect Access Control Register (Common Memory, Offset 2-3)



The 16-bit Indirect Access Control Register controls the addressing of data in the Attribute and Common Memory spaces for indirect read and write operations. The lower 8 bits [7:0] of this register are located at offset 2 in the Common Memory Space. The upper 8 bits [15:8] of this register are located at offset 3. All reserved bits must be cleared.

Reserved (set to zero) 15:3

R/W 2

Address Increment Select

When the host sets this bit, the indirect address value is incremented by two after each data read/write access. When the host clears this bit, the indirect address value is incremented by one after each data read/write access.


Bit 1 of this register must be set to enable automatic address incrementation.

Address Increment Enable R/W 1

When set, this bit enables automatic address incrementation according the amount specified in bit 2 of this register.

Memory Space Select R/W 0 Setting this bit, enables indirect access to the Common Memory Space. Clearing this bit, enables indirect access to the Attribute Memory Space.


3.5.2 Indirect Access Address Register (Common Memory, Offset 4-7)



be used for the next data read/write access. Since the address is 9 bits, only bits [8:0] in this register are used. All other bits must be cleared. The host adjusts the value of this address and selects the memory space to be addressed by writing to the Indirect Access Control Register (offset 2-3).

Indirect Address Bits [7:0] are located at offset 4 in the Common Memory Space. Indirect Address Bit 8 is located at offset 5.

3.5.3 Indirect Access Data Register (Common Memory, Offset 8-9)



Not Used

Indirect Access Data

R/W 7:0

15:8

Reading this register fetches the 8-bit data that is located at the address specified in the Indirect Access Address Register (offset 4-7) within the memory space that is selected in the Indirect Access Control Register (offset 2-3). When reading from an address in the Attribute Memory Space, only the even byte data is valid. When reading from an address in the Common Memory Space, both even and odd bytes are valid.

Writing to this register sends 8-bit data to the address specified in the Indirect Access Address Register (offset 4-7) within the memory space that is selected in the Indirect Access Control Register (offset 2-3).


Chapter 4 Signals


This chapter describes the L64014 input/output signals and includes the following sections:

- Section 4.1, "Signals Groups," page 4-1
- Section 4.2, "Audio Interface," page 4-3
- Section 4.3, "Serial EEPROM Interface," page 4-3
- Section 4.4, "Host Interface," page 4-4
- ♦ Section 4.5, "GPIO Interface," page 4-5
- Section 4.6, "L64020 DVD Decoder Interface," page 4-5
- Section 4.7, "Test Select," page 4-8
- Section 4.8, "Oscillator and Clock Interface," page 4-9
- Section 4.9, "Zoomed Video Interface," page 4-9

4.1 Signals Groups

The L64014 signals are divided into eight groups. Figure 4.1 shows the signal groups, the individual signal names, and their input/output direction. Signal names ending with "_N" indicate an active-LOW signal. All other signals are active HIGH.





4.2 Audio Interface

The Audio interface outputs I^2S formatted digital audio data and audio clock signals to the ZV port.

LRCLK Audio Left/Right Clock Output This clock signal enables the left or right serial data output. When this signal is asserted, the right audio channel is enabled. Deasserting this signal enables the left audio channel. MCLK Audio Master Clock Output This signal is the digital audio master clock. This clock runs at the same frequency as the DVD decoder's audio master clock (ACLK) signal. SCLK Audio Serial Clock Output This signal is the serial audio digital PCM clock. **SDATA** Audio Serial Data Output This signal is the digital audio serial data output. The for-

mat of this signal is controlled by writing to bit 4 in the Oscillator and Audio Control Register (0x08),

4.3 Serial EEPROM Interface

The EEPROM Control Register (0x0C) drives the EEPROM interface signals.

- EEPRMCLK
 EEPROM Clock
 Output

 This is the clock output to the external EEPROM. Bit 1 in
the EEPROM Control Register (0x0C) controls this clock.
 Bit 1 in
the EEPROM Control Register (0x0C) controls this clock.

 EEPRMCS
 EEPROM Chip Select
 Output
Asserting this signal enables the external EEPROM for
read/write operations. Bit 0 in the EEPROM Control Reg-
ister (0x0C) controls this signal.
 Output
- EEPRMDOUTData to EEPROMOutputThis signal supplies serial data output to the external
EEPROM. Bit 2 in the EEPROM Control Register (0x0C)
controls this signal.

EEPRMDINData from EEPROMInputThis signal receives serial data input from the external
EEPROM. Bit 3 in the EEPROM Control Register (0x0C)
controls this signal.

4.4 Host Interface

HA[3:0]	Host Address [3:0]InputThis 4-bit address bus provides host access to theL64014's internal registers.
HD[15:0]	Host Data [15:0]I/OThese lines provide a 16-bit bidirectional host data bus.HD15 is the most significant bit.
PCCE1_N	PC Card Enable 1InputAsserting this signal (LOW) enables even numberedaddress bytes.
PCCE2_N	PC Card Enable 2 Input Asserting this signal (LOW) enables odd number address bytes.
PCIORD_N	PC I/O ReadInputThe host asserts this signal (LOW) to read data from thePC Card's I/O registers. The PC Chip Enable 1 or 2 signals must also be asserted to enable read operations.
PCIOWR_N	PC I/O WriteInputThe host asserts this signal (LOW) to write data to thePC Card's I/O registers. The PC Chip Enable 1 or 2 signals must also be asserted to enable write operations.Until the L64014 has been configured for I/O operations,it will not respond to this signal.
PCIRQ_N	PC Interrupt RequestOutputThe L64014 asserts this signal (LOW) to indicate to the host that the PC Card requires service.
PCOE_N	Output Enable Input When this signal is LOW, it enables memory read data.

PCREG_N	PC Reg Input When the host asserts this signal (LOW), access is lim- ited to the Attribute Memory Space and the I/O Address Space. The Attribute Memory Space contains card con- figuration and attribute information. I/O Address Space provides access to peripheral devices.
PCRESET	PC ResetInputThis signal initializes all L64014 registers and returns theL64014 to its original unconfigured state.
PCWAIT_N	PC Wait Output The L64014 asserts this signal (LOW) to delay the com- pletion of the current memory or I/O access cycle.
PCWE_N	Memory Write EnableInputWhen this signal is asserted (LOW), it enables PC Cardwrite operations. This includes write access to the Con-figuration Option and Indirect Access registers.

4.5 GPIO Interface

GPIO[5:0]	General Purpose I/O [5:0]	I/O
	These general purpose data lines are controlled and r	ead
	by the GPIO Control Register (0x10) and the GPIO F	Pins
	Register (0x11), respectively.	

4.6 L64020 DVD Decoder Interface

ACLK	Decoder Audio Master Clock I This signal is the audio output clock from the DVD Decoder.	Input
AD[8:0]	Decoder Address/Data [8:0] These lines function as a 9-bit host address bus (AS[8:0]), an 8-bit host data bus (AS[7:0]), or an 8-bit channel data bus (AS[7:0]).	I/O bit
	AS[7:0] serves as an 8-bit host data bus to program DVD decoder and to access decoder status and bit stream information. During read cycles, the WAIT_N nal indicates when bus data is valid. During write cycles	- I sig-

the host data latches in the Decoder on the rising edge of the DS_N signal.

AS[7:0] functions as an 8-bit channel data bus for porting parallel MPEG bitstreams to the DVD Decoder.

ASDATA Decoder Audio Serial Data Input This signal receives serial digital audio data from the L64020 DVD A/V Decoder.

- AREQ_N Decoder Audio Request Input The L64020 asserts AREQ_N (LOW) when it is ready to receive a new byte of coded audio data from a transport stream demultiplexer while in the A/V PES mode, or a new byte of any data while in the PS mode.
- AS_N Decoder Address Strobe Output When the L64014 asserts this signal (LOW), the DVD decoder latches the address.

AVALID_N Decoder Audio Valid Output In response to an active AREQ_N signal from the DVD decoder, L64014 asserts this signal (LOW) when it has

placed a valid data byte on the channel data bus AD[7:0]. The DVD decoder reads the byte of data when the L64014 deasserts AVALID_N (HIGH).

- BCLKDecoder Audio Bit Serial ClockInputThe L64014 uses this signal to clock-in the PCM serial
audio data from the DVD decoder.Serial
- CS_N Decoder Chip Select Output The L64014 asserts this signal to access the L64020 DVD A/V Decoder chip for read/write operations. CS_N must remain LOW during the entire read/write cycle.

DS_N Decoder Data Strobe Output The L64014 asserts this signal (LOW) to strobe data in or out of the L64020 DVD A/V Decoder.

HS Decoder Horizontal Sync Output HS is the horizontal sync signal to the DVD decoder and to the NTSC/PAL video encoder. HS is synchronous to the DVDCLK signal.

IRQ_N	Decoder Interrupt RequestInputThe L64020 asserts this active-LOW signal to tell the L64014 that an unmasked interrupt condition has occurred in the DVD decoder. The host must read regis- ters 0 through 4 in the L64020 DVD A/V Decoder to determine the cause of the interrupt. Once the host com- pletes the appropriate action, it must set bit 0 in Register 6 of the L64020 to deassert IRQ_N (HIGH).
LRCLK	Decoder Audio Left/Right Clock Input This signal indicates which samples presented on the ASDATA pin belong to the left and right stereo audio channels. To comply with PC Card ZV port standards, LRCLK is driven HIGH when the ASDATA pin presents a right audio channel sample, and LRCLK is driven LOW when the ASDATA pin presents a left audio channel sam- ple.
PD[7:0]	Decoder Pixel Data [7:0] Input The PD[7:0] bus, which is input from the DVD decoder, carries the pixel data for the reconstructed video. The pixel data is in YCbCr format in accordance with ITU-R BT.601 standards.
RD/WR_N	Decoder Read (HIGH) / Write (LOW) Output The L64014 drives this signal HIGH for DVD decoder read cycles, and drives it LOW for DVD decoder write cycle. CS_N must remain LOW during an entire read/write cycle.
RST_N	Decoder ResetOutputBit 0 in the LSI Control Register (0x06) controls this signal. When the L64014 asserts RST_N (LOW), theL64020 initializes its internal MCU, FIFO controllers, statemachines, and registers. The minimum reset pulse widthis eight DVDCLK (27 MHz) cycles, which equals 300 ns.Both DVDCLK and ACLK must be running during reset.

VREQ_N Decoder Video Request Input The DVD decoder asserts VREQ_N when it is ready to receive a new byte of coded video data in A/V PES mode. VREQ_N is not used in PS mode.

VS_N	Decoder Vertical Sync Output VS_N is the vertical sync signal to both the DVD decoder and the NTSC/PAL video encoder. By writing to bit 0 in the Video Control 0 register (0x09), the host can desig- nate this signal as either a conventional vertical sync input or an even/odd field indicator. In the Even/Odd Field Indicator mode, bit 1 of the Video Control 0 register con- trols the polarity of the even/odd fields. VS_N is synchro- nous to DVDCLK.
VVALID_N	Decoder Video Valid Output In response to a VREQ_N signal from the L64020, the L64014 asserts this signal (LOW) once it has placed a valid data byte on the AD[7:0] channel data bus. The L64020 inputs the byte of video data after it deasserts VREQ_N.
WAIT_N	Decoder Wait Input The L64020 asserts WAIT_N (LOW) to indicate that its host interface is busy with a read or write cycle. It deas- serts WAIT_N (HIGH) when the current cycle is com- pleted. WAIT_N is 3-stated when CS_N is HIGH.

4.7 Test Select

M[2:0]	Test Select [2:0]	Input
	The test select signals enable either normal operati	
	one of the test modes as shown in the following ta	ble:

M2	M1	MO	Function
L	Н	L	Normal PC Card operation
н	Н	L	3-state output test
Н	Н	Н	Scan flip-flop test

4.8 Oscillator and Clock Interface

- DVDCLK 27-MHz Clock Input This clock is the 27-MHz system clock from an external oscillator.
- OSC_AS[2:0] Audio Oscillator Frequency Set Bits [2:0] Output These signals are output to the oscillator and select the audio master clock frequency. The OSC_AS[2:0] signals correspond directly to the AFS2:0 bits in the Oscillator and Audio Control Register (0x08).
- OSC_SLP Oscillator Sleep Output When the L64014 asserts this signal, it forces the external oscillator into Sleep mode. The Oscillator and Audio Control Register (0x08) controls this signal. Bit 3 of this register is used to disable external oscillators.

4.9 Zoomed Video Interface

- ZV_ENABLEZoomed Video EnableInputWhen HIGH, this signal enables the output to the
Zoomed Video port. When LOW, this signal 3-states the
ZV port. This signal can be used only when bits 7 and 6
in the Video Control 1 Register (0x0A) are set to 1 and
0, respectively.ZV HREF NZoomed Video Horizontal ReferenceOutput
- ZV_HREF_NZoomed Video Horizontal ReferenceOutputThis signal provides horizontal sync. The three ZV Hori-
zontal Reference Control Registers (0x0D, 0x0E, and
0x0F) control the parameters that program this signal.
The Video Control 1 Register (0x0A) controls the polarity
of this signal.
- ZV_ON Zoomed Video On Output This signal is HIGH when the L64014 drives the Zoomed Video outputs; it is LOW when the ZV outputs are 3stated.

ZV_PIXCLK	Zoomed Video Pixel Clock	Output
	This signal provides the selectable, 13.5-MHz or	27-MHz,
	ZV pixel clock. By writing to bit 2 in the Video (Control 0
	Register (0x09), the host can select the clock fi	requency.

- ZV_VREFZoomed Video Vertical ReferenceOutputThis signal provides vertical sync. The Video Control 1
register (0x0A) controls the polarity of this signal.Output
- ZV_UV[7:0]Zoomed Video Chroma Bit(7:0)OutputIn 16-bit mode, these lines output 8 bits of UV chromi-
nance data to the ZV port. These signals are not used in
8-bit mode. The host can select the 16-bit mode by set-
ting bit 4 in the Video Control 0 Register (0x09).
- ZV_Y[7:0]Zoomed Video Luma Bit(7:0)OutputIn 16-bit mode, these lines output 8 bits of Y luminance
data to the ZV port. In 8-bit mode, these signals carry 8
bits of YUV pixel data. The host can select the 16-bit
mode by setting bit 4 in the Video Control 0 Register
(0x09).
- ZV_HS
 Zoomed Video Horizontal Sync
 Output

 The ZV port does not use this signal. It has the same pulse width and frequency as the DVD decoder HS signal.
 DVD decoder HS signal.

Chapter 5 Specifications

This chapter provides the electrical and mechanical specifications for the L64014 chip. This information is organized in the following sections:

- Section 5.1, "Electrical Requirements," page 5-2
- Section 5.2, "AC Timing," page 5-3
- Section 5.3, "Pin Summary," page 5-4
- Section 5.4, "Packaging," page 5-7

Section 5.1 includes electrical specifications for the L64014, such as absolute maximum ratings, recommended operating conditions, and DC characteristics. Section 5.2 includes AC timing specifications on the L64014 interfaces. The "Pin Summary" section includes a pinout diagram for the L64014, as well as an alphabetical list of its signal names and their corresponding pin numbers. Section 5.4 presents the mechanical drawings for the 144-pin TQFP package, which houses the L64014.

5.1 Electrical Requirements

This section specifies the electrical requirements for the L64014. Four tables list electrical data in the following categories:

- Absolute Maximum Ratings (Table 5.1)
- Recommended Operating Conditions (Table 5.2)
- Capacitance (Table 5.3)
- DC Characteristics (Table 5.4)

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Limits ¹	Unit
V _{DD}	DC Supply	-0.3 to +3.9	V
V _{IN}	5 V Compatible Input Voltage	-1.0 to 6.5	V
I _{IN}	DC Input Current	±10	μA
T _{STG}	Storage Temperature Range, Plastic	-40 to +125	°C

1. Referenced to V_{SS} .

Table 5.2 Recommended Operating Conditions

Symbol	Parameter	Limits	Unit
V _{DD}	DC Supply, Commercial	+3.0 to +3.6 ¹	V
T _A	Operating Ambient Temperature	0 to +70	°C
TJ	Junction Temperature	≤150	°C

1. For the L64020, the recommended DC supply voltage range is +3.14 V to +3.46 V.

Table 5.3 Capacitance

Symbol	Parameter ¹	Min	Тур	Max	Unit
C _{IN}	Input Capacitance (5 V compatible)		3.0		pF
C _{OUT}	Output Capacitance		3.0		pF
C _{IO}	I/O Bus Capacitance		3.0		pF

1. Measurement conditions are V_IN = 3.3 V, T_A = 25 $^\circ\text{C},$ and clock frequency = 1 MHz.

Table 5.4 DC Characteristics

Symbol	Parameter	Condition ¹	Min	Тур	Max	Units
V _{DD}	Supply Voltage		3.0	3.3	3.6	V
V _{IL}	Voltage Input Low		V _{SS} – 0.5	-	0.8	V
V _{IH}	Voltage Input High	5-V compatible	2.0	-	5.5	V
V _T	Switching Threshold			1.4	2.0	V
V _{OH}	Voltage Output High	I _{OH} = -4.0 mA	2.4	-	V _{DD}	V
V _{OL}	Voltage Output Low	I _{OL} = 4.0 mA I _{OL} = 6.0 mA (GPIO[5:0])	_	0.2	0.4	V
I _{IN}	Input Current	$V_{IN} = V_{DD} \text{ or } V_{SS}$	-10	±1	10	μA
I _{OZ}	Current 3-State Output Leakage	$V_{OUT} = V_{SS} \text{ or } V_{DD}$	-10	±1	10	μA
I _{DD}	Quiescent Supply Current	$V_{IN} = V_{DD} \text{ or } V_{SS}$	TBD	TBD	TBD	μA
I _{CC}	Dynamic Supply Current	V _{DD} = Max, f = 27 MHz DVDCLK	-	TBD	-	mA


1. Junction temperature range: 0 to 115 °C, \pm 5% power supply.

5.2 AC Timing

TBD

5.3 Pin Summary

Figure 5.1 144-pin TQFP Pinout



1. NC pins are not connected.

Table 5.5 Alphabetical Pin List for the 144-pin TQFP Package

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
ACLK	126	GPIO5	85	OSC_AS1	117	VDD	20
AD0	9	HA0	43	OSC_AS2	120	VDD	36
AD1	10	HA1	42	OSCSLP	103	VDD	37
AD2	11	HA2	41	PCCE1_N	49	VDD	45
AD3	12	HA3	40	PCCE2_N	55	VDD	58
AD4	13	HD0	59	PCIORD_N	52	VDD	63
AD5	15	HD1	67	PCIOWR_N	53	VDD	72
AD6	16	HD2	61	PCIRQ_N	51	VDD	74
AD7	17	HD3	62	PCOE_N	50	VDD	91
AD8	19	HD4	65	PCREG_N	47	VDD	96
AREQ_N	21	HD5	66	PCRESET_N	57	VREQ_N	23
AS_N	4	HD6	68	PCWAIT_N	56	VS_N	142
ASDATA	123	HD7	69	PCWE_N	46	VSS	107
AVALID_N	25	HD8	39	PD0	139	VSS	110
BCLK	125	HD9	34	PD1	138	VSS	127
CS_N	3	HD10	33	PD2	135	VSS	14
DAC_LRCLK	112	HD11	32	PD3	134	VSS	143
DAC_MCLK	113	HD12	31	PD4	132	VSS	2
DAC_SCLK	111	HD13	30	PD5	131	VSS	22
DAC_SDATA	106	HD14	29	PD6	130	VSS	35
DS_N	6	HD15	28	PD7	129	VSS	38
DVDCLK	121	HS	141	RD/WR_N	7	VSS	54
EEPRMCLK	64	IRQ_N	140	RST_N	8	VSS	70
EEPRMCS	60	LRCLK	124	VDD	1	VSS	71
EEPRMDIN	78	MO	76	VDD	108	VSS	73
EEPRMDOUT	77	M1	79	VDD	109	VSS	87
GPIO0	114	M2	82	VDD	118	VSS	95
GPIO1	115	NC	122	VDD	128	VVALID_N	24
GPIO2	116	NC	44	VDD	136	WAIT_N	5
GPIO3	133	NC	48	VDD	144	ZV_ENABLE	27
GPIO4	137	OSC_AS0	119	VDD	18	ZV_HREF_N	83

(Sheet 1 of 2)

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
ZV_HS	75	ZV_UV2	92	ZV_UV7	84	ZV_Y3	101
ZV_ON	26	ZV_UV3	90	ZV_VREF	81	ZV_Y4	100
ZV_PIXCLK	80	ZV_UV4	89	ZV_Y0	105	ZV_Y5	99
ZV_UV0	94	ZV_UV5	88	ZV_Y1	104	ZV_Y6	98
ZV_UV1	93	ZV_UV6	86	ZV_Y2	102	ZV_Y7	97

Table 5.5 (Cont.) Alphabetical Pin List for the 144-pin TQFP Package (Cont.)

(Sheet 2 of 2)

5.4 Packaging




Figure 5.2 144-pin TQFP (UG) Mechanical Drawing

Important: This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code UG.




Figure 5.2 144-pin TQFP (UG) Mechanical Drawing (Cont.)

Important: This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code UG.